

NORMAL MODE
GENERAL PURPOSE
REGISTERS 100

R0	
R1	
R2	
R3	
R4	
R5	
R6	
R7	
R8	
R9	
R10	
R11	
R12	
R13	
R14	
R15	

INTERRUPT MODE
BANKED REGISTERS
102

FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

MAPPING
TABLE
504

GPR INDICES	PROCESSOR MODE	ENCODED ADDRESS
Index ₁ • • Index _N	Mode 1 - Mode K	ENCODED ADDRESS ₁
Index ₁ • • Index _N	Mode 1 - Mode K	•
	•	•
Index ₁ • • Index _N	Mode 1 - Mode K	ENCODED ADDRESS _M

FIG. 7

GENERAL PURPOSE
REGISTER (GPR) INDICES
800

(0000) R ₀
(0001) R ₁
(0010) R ₂
(0011) R ₃
(0100) R ₄
(0101) R ₅
(0110) R ₆
(0111) R ₇
(1000) R ₈
(1001) R ₉
(1010) R ₁₀
(1011) R ₁₁
(1100) R ₁₂
(1101) R ₁₃
(1110) R ₁₄
(1111) R ₁₅

FIG. 8

MAPPING TABLE

904

GPR Indices (Registers)	Processor Mode	Encoded Address (memory location)
(0000) R ₀	MODES 1-N	00000
(0001) R ₁		00001
(0010) R ₂		00010
(0011) R ₃		00011
(0100) R ₄		00100
(0101) R ₅		00101
(0110) R ₆		00110
(0111) R ₇		00111
(1000) R ₈	MODE 1	01000
(1001) R ₉		01001
(1010) R ₁₀		01010
(1011) R ₁₁		01011
(1100) R ₁₂		01100
(1101) R ₈	MODE 2	01101
(1110) R ₉		01110
(1111) R ₁₀		01111
(1110) R ₁₁		10000
(1100) R ₁₂		10001
(1100) R ₁₅	MODE 3	10011
(1110) R ₁₄		10010
(1100) R ₁₃		10011
(1110) R ₁₄	MODE 4	10100
(1100) R ₁₃		10101
(1110) R ₁₄	MODE 5	10110
(1100) R ₁₃		10111
(1000) R ₈	MODE N	11000
(1001) R ₉		11001
(1010) R ₁₀		11010
(1011) R ₁₁		11011
(1100) R ₁₂		11100
(1101) R ₁₃		11101
(1110) R ₁₄		11110
(1111) R ₁₅		11111

FIG. 9




FIG. 10A




FIG. 10B




FIG. 10C




FIG. 11




FIG. 12